IP개요 |
In this paper, we propose a low power SoC for digital signal processing (DSP) in embedded system. In order to enhance a performance of a main processor with minimized design area, we designed the digital filter accelerator. And, we apply the structure of 4-order IIR filter based on fixed-point computation. By supporting the communication protocol that is mainly used in the embedded system, the system is available to be applied to various of applications. We verify the digital filter accelerator by comparing result of simulation. Magnachip/Hynix 180nm CMOS technology. Our design is operated in 3.3V, 50 MHz. Our circuit type is Digital. |