Logo

회원가입로그인 ENGLISH naver youtube  
search 

IP명 A Reliable SoC Design using Replica Circuits for Near-Threshold Voltage Operation
Category Mixed Application 신호처리
실설계면적 4㎛ X 4㎛ 공급 전압 0.52V
IP유형 Hard IP 동작속도 28.57MHz
검증단계 Silicon 참여공정 SS65-1902
IP개요 Our replica circuits adopt algorithmic noise tolerant (ANT) architecture with the fixed-width multiplier to build the reduced precision replica redundancy block (RPR). We design the fixed-width RPR with error compensation circuit via analyzing of probability and statistics. Using the partial product terms of input correction vector and minor input correction vector to lower the truncation errors, the hardware complexity of error compensation circuit can be simplified. For a 32 × 32 bit ANT adder implementation, a 8 × 8 bit replica adder is used which increases the clock speed by 33.3% compared to normal worst case clock speed, with marginal error performance degradation.
- 레이아웃 사진 -