
IDEC Chip Design Contest





A 10T2C Capacitive SRAM-based Computing-In-Memory Macro with Array-Embedded DAC and Shift-and-Add Functions



¹Hyunmyung Oh, ²Jehun Lee, ²Jihoon Park and ²Jae-Joon Kim ¹Pohang University of Science and Technology (POSTECH) ²Seoul National University







This study was presented in IEEE CICC 2024.