

#### An NRZ Transceiver for Low-Power Memory Interfaces Achieving 13 Gbps at 0.52 pJ/bit Transmitter and 12 Gbps at 0.073 pJ/bit Receiver.

YongGyu Yu<sup>\*</sup>, Joo-Hyung yun<sup>\*</sup>, JongMin Lee<sup>\*</sup>, and Joo-Hyung Chae (\*Equally-contibuted Authors) Electronics and Communications Engineering, Kwangwoon University

#### Introduction

The next-generation LPDDR memory is being developed to achieve higher data rates while operating at even lower supply voltages.
 Multilevel signaling, such as PAM, suffers from reduced SNR, which



becomes more critical at low supply voltages.

The proposed TRX uses NRZ signaling for low supply voltage and a quarter-rate clock to enhance timing margin.

# **TX Implementation**

# **RX Implementation**



ZQ CAL

CLK BUF

- The proposed architecture utilizes a 2-tap FFE driver with de-emphasis to compensate channel ISI.
- A ZQ calibration is implemented for impedance matching.
- A 1-tap DFE is used to compensate for ISI.
  The proposed architecture performs 2-bit offset calibration to compensate for input offset.
- A 1:2 deserializer is implemented for high-speed serial-to-parallel data conversion.

### **TX Measurement Result**





#### **RX Measurement Result**



The measured eye diagrams at 13 Gb/s showed an

With DFE enabled, the RX achieved a timing margin of 0.5UI and a voltage margin of 90mV, achieving 0.073pJ/bit.

# opening width of 48.2 ps and a height of 81.1 mV , achieving 0.52pJ/bit.

# **Conclusion and Acknowledgement**

- Our proposed TRX surpasses the speed of LPDDR5X defined in the JEDEC specification while achieving low power efficiency using NRZ signaling.
- The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.

