

# Implementation of Area-Efficient DRAM Sense Amplifier

Donghwan Kim, Giwoo Lee and SeongHwan Cho Department of Electrical Engineering, KAIST, Daejeon, Korea



### Introduction

- Challenges of DRAM Density Scaling
  - Saturation on cell structure, design rule and price.



### Dummy Reversal Technique

- SA requires single ended operation, which is vulnerable to switching noise.
- Dummy reversal technique reduces the effect of switching noise.



#### Challenges of Multi-Bit Sense Amplifier

• Multi-bit cell can reduce the overall area but requires higher performance specification for sense amplifier(SA).

#### **Mismatch of SA Offset**



## Chip Photo and Simulation/Chip Results

Implemented with TSMC 65nm Technology(HM-2402)

• Cell array(8k) with 64 SAs



#### **Chip Photo**

### Contributions and Scope of the Work

3-bit SAR-Based Offset-Canceled SA	Dummy Reversal Technique
<ul> <li>Minimal area by using a single comparator.</li> <li>Single offset cancellation for 3-bit.</li> </ul>	<ul> <li>Dummy reversal technique reduces the switching effect.</li> </ul>

## **Overall Architecture**

#### 3-bit SAR-Based Offset-Canceled Sense Amplifier

- SAR operation needs only a single comparator, which reduces the overall area for SA.
- Single offset cancellation(OC) for 3-bit decision.





#### **Measurement Set-up**

#### Measurement Results of SA Offset & Performance Summary



#### Future Plan

- Improvement of power efficiency for DAC and  $\text{REF}_{L}$ 

## Acknowledgement

The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.

