

High-Speed SAR ADC for Wireline RX 대구경북과학기술원 전기전자컴퓨터공학과 성희원,김가인

gary1998@dgist.ac.kr,gain.kim@dgist.ac.kr

Introduction



•SAR ADCs are widely used in high-speed wireline receivers for their simplicity and scalability. •Their architectural simplicity enables high-speed operation with minimal power and area, making them ideal for wireline receivers.

•In particular, asynchronous timing and loop-unrolled structures have been explored to further enhance sampling rate and scalability.

Architecture



•8-stage loop-unrolled SAR ADC with asynchronous stage-by-stage triggering. •Each stage includes a comparator, offset calibration,

and local clock logic.

•This allows each stage to operate without waiting for a global clock.

•As a result, the ADC can run faster and more efficiently.

<Loop-Unrolled Architecture>

Results



<Post Simulation Results>

•Post-layout simulations indicate SNDR of 42.25 dB and ENOB of 6.73 bits at Nyquist input.



Chip Layout & Measurement



•Measurement setup uses an 8-channel oscilloscope to capture all 8-bit digital outputs. •Power, clock, and analog inputs are externally supplied via PCB.

<PCB Implementation>

•A custom PCB was designed and wirebonded for chip testing.

•Power, reference, input, and digital I/O are accessible via SMA and pin headers.

Conclusion

•An 8-bit asynchronous SAR ADC was designed and fabricated in 28nm CMOS. •The design adopts loop-unrolling to enable highspeed, stage-wise operation. •Post-layout results show 42.25 dB SNDR and 6.73-bit ENOB at Nyquist input. •Measurement confirms correct operation using PCB and oscilloscope setup.

