




A 6-bit 8GS/s Time-Interleaved Pseudo-Loop-Unrolled SAR ADC

Hyeon-Gi Hwang, Sang-won Oh and Dong-Ryeol Oh
Department of Electronic Engineering, Jeju National University
Jeju Mixed-signal Integrated Circuit Lab (JMICL)


Introduction

- **Asynchronous Pseudo Loop-Unrolled TI-SAR ADC (16-channel)**
 - ✓ 16× time-interleaved architecture → Significant sampling rate enhancement
 - ✓ Using one CDA per sub-ADC → Reduce offset calibration burden
 - ✓ Loop-unrolled conversion → Eliminate register delay
 - ✓ BD-ST-CDA's async. clock → Eliminate external high-speed global clock
 - **Complementary Dynamic Amplifier (CDA)**
 - ✓ Current reuse → Improve power efficiency
 - ✓ Twice conversion during one CLK period
 - ✓ Reduce CLK driver & power consumption
 - ✓ Generate asynchronous clock without metastability
- ➔ **Achieves faster conversion than conventional SAR ADCs**
- ➔ **Suitable for multi-channel TI structure with reduced clock distribution overhead**

Proposed 16-channel PLU TI-SAR ADC




- **Proposed CDA and TCOMP**
 - ✓ CDA-based voltage-to-time conversion
 - Sampled input → amplified to timing information
 - ✓ Register-free loop-unrolled operation
 - TCOMP output directly drives the capacitive DAC
 - ✓ Bidirectional self-triggered QCDA
 - Enables asynchronous conversion sequence





[Block and timing diagram of the proposed asynchronous timing generation logics]


- **Complementary Dynamic Amplifier (CDA)**
 - ✓ Polarity-based selection (PMOS/NMOS)
 - Select appropriate timing signal according to CDA operation phase
 - ✓ First-transition-based triggering
 - Minimize unnecessary timing delay
 - ✓ Balanced delay for bidirectional operation
 - Improve overall SAR conversion speed



[Circuit diagram of a single CDA and subsequent six TCOMPs.]




[Measured DNL and INL]




[Block diagram of the proposed PLU SAR ADC]

- **Proposed CDA-based PLU SAR ADC**
 - ✓ CDA-based PLU SAR ADC
 - Reduce offset-mismatch burden
 - ✓ One asynchronous CDA + six TCOMPs
 - Achieve 6-bit loop-unrolled conversion
 - ✓ Halved async clock frequency by BD-ST-DA
 - Reduce clock-driving current and improve power efficiency



[Chip photograph]



[Measured FFT spectra at low input frequency]

Conclusion

- ✓ 16-ch TI SAR ADC with CDA-based PLU architecture
- ✓ Single-CDA and dual-edge operation improving bandwidth and power efficiency
- ✓ 6-bit 8-GS/s 35.1dB SNDR (5.53 ENOB) and 47.8dB SFDR

Acknowledgement

- ✓ The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.