


A Low-Power MRAM-Based Non-Volatile Flip-Flop Architecture for Register and System-Level Applications

Bayartulga Ishdorj and Taehui Na

Department of Electronics Engineering, Incheon National University, Incheon 22012, South Korea




Introduction



Over the years, two NVFF architectures have been explored: dual-macro designs, known as eMRAM NVFF, which require data transfer during store operations and incur area and latency overhead, and in-situ NVFFs that integrate nonvolatile devices within flip-flops to reduce data movement. Despite MRAM commercialization since 2012 and extensive research over the past decade, in-situ NVFFs remain largely prototypical due to the need for per-cell write drivers, control logic, and sensing circuits, resulting in significant area and power overhead. To address this limitation, we propose a minimal-overhead hybrid NVFF architecture that combines the simplicity of dual-macro schemes with the data-locality advantages of in-situ designs by employing a single NVFF for backup/restore and low-power SCDF-based VFFs for the remaining array, thereby reducing peripheral overhead while enabling reliable near-threshold operation.


SCDF and proposed nvSCDF designs



Because MTJ switching is stochastic, achieving low write-error rates at short latency requires high write current, leading to large per-cell write drivers and poor scalability in conventional in-situ NVFFs. To address this, the proposed architecture employs a single nvSCDF located at the head of the array, while all remaining cells are implemented using compact SCDF-based VFFs, thereby eliminating per-cell driver and sensing overhead.

Unlike prior NVFFs that rely on TGFFs, which incur high clock power and degrade at low V_{DD} , the proposed design adopts a static contention-free differential flip-flop (SCDF) for improved robustness and energy efficiency. By minimally extending the SCDF into an nvSCDF, the design enables self-referenced sensing through differential MTJ discharge, achieving full-swing output restoration without a dedicated sense amplifier while preserving a symmetric and compact structure.

Simulation and test-chip measurement results



Conclusion

Simulation results using an 8-bit synchronous event counter show a 59% area reduction (2848 µm² → 1162 µm²) while maintaining comparable normal-mode and restore energy. At the cell level, the proposed nvSCDF achieves ~2× area reduction (1,252 µm² vs. 2,224–2,840 µm²), 81% lower normal-mode power at 15% activity (237.4 nW vs. 1,262.7 nW), and 84% lower restore energy (9.7 fJ vs. 61 fJ) compared to TGFF-based NVFFs. Furthermore, chip measurements demonstrate robust restore reliability with a 4.9σ yield. These results highlight the proposed architecture as a scalable and energy-efficient solution for low-power, near-threshold, and instant-on applications such as IoT edge devices, always-on processors, and energy-constrained system-on-chip designs.