


# A 57-70 GHz 2-Stage 24dB Gain Control Range Variable Gain Amplifier with 0.5dB Resolution for Low-Phase-Error in 28nm CMOS Technology


Incheol Yoo and Chulwoo Byeon

Department of Electronic and Electrical Engineering, Dankook University, Gyeonggi-do, Korea

## Introduction



### Phase Array Transmitter



### VGA Gain Control


### Beamforming Lobes

- High gain-range VGA induces phase variation
- AM-PM distortion of VGA is EVM deterioration  
→ High modulation limitation
- Phase variation increases side lobe  
→ SNIR degradation

Phase Variation  
→ Side Lobe Increase

### Beamforming Lobes


## Impedance Invariant VGA & Proposed 2-stage VGA



### Impedance Invariant VGA Structure & Small Signal Model

If, Same TR Bias:  $wC_{gd1} = wC_{gd2} \rightarrow \Delta\theta = 0$  (Phase in variation)

But, TR Bias Variation:  $wC_{gd1} \neq wC_{gd2} \rightarrow$  High Gain  $\theta \neq$  Low Gain  $\theta$



8dB Gain Control Mode ( $M_2$  Off,  $M_{1,3}$  On)

Transistor  $M_2$  ( $M_5$ ) =  $M_3$  ( $M_6$ )


→  $g_{m2} = g_{m3} / C_{gd2} = C_{gd3}$

$$C_p = C_{gd1,on} + \frac{g_{m1,on}}{g_{m2,on} - g_{m2,off}} (C_{gd2,off} - C_{gd2,on})$$


### Proposed VGA Structure & Low phase variation condition

- Phase variation in conventional IIVGA is induced by the transistor of parasitic Cap ( $C_{gd}$ ) and transconductance ( $g_m$ )
- The proposed VGA employs optimized phase control Cap ( $C_p$ ) to achieve low phase variation across the gain control

## Measurement Result







### Measurement Setup



Chip Size: 0.72 \* 490  $\mu m^2$

$P_{DC}$ : 13 mW (@VDD 1 V)

### Chip Microphotograph



### Measurement Result (S-parameter, Gain Variation & Phase Variation at 24 dB Gain CTRL, Input Power Sweep)

- The VGA achieves a peak gain of 14.6 dB at 62.5 GHz
- The measured 3-dB bandwidth is 11 GHz
- The gain control range is 24 dB with 0.5 dB gain step
- The maximum RMS Gain Error and phase are 0.23 dB and 2.4°, respectively, over the frequency range of 57 to 70 GHz

## Comparison Table & Conclusion

| Reference                    | This work | RFIC 2019 | IMS 2024       | MWTL 2024     | MWTL 2025     |
|------------------------------|-----------|-----------|----------------|---------------|---------------|
| Topology                     | IIVGA CS  | IIVGA CS  | IIVGA CS       | IIVGA CRS     | CRS           |
| Technology                   | 28nm      | 65nm      | 65nm           | 65nm          | 65nm          |
| Frequency (GHz)              | 57-70     | 20-43     | 57.1-70.7      | 53-66.5       | 27-31         |
| Gain Control                 | Analog    | Analog    | Digital 10-bit | Digital 9-bit | Digital 7-bit |
| Max Gain (dB)                | 14.6      | 14.5      | 22.5           | 20            | 1.6           |
| 3-dB BW (GHz)                | 11        | 23        | 13.6           | 13.5          | -             |
| Gain Control Range (dB)      | 24        | 21.5      | 23.5           | 17.5          | 15.5          |
| Gain Step (dB)               | 0.5       | -         | 0.5            | 0.5           | 0.5           |
| RMS Phase Error (°)          | <2.4      | <2        | 1.4-2.1        | <2.6          | 0.46-1.58     |
| RMS Gain Error (dB)          | <0.23     | -         | 0.05-0.09      | <1.4          | 0.06-0.11     |
| Power Dissipation (mW)       | 13        | 30.8      | 67.2           | 38.4          | 28            |
| IP <sub>1dB</sub> (dBm)      | -12.8     | -16.5     | -9.5           | -15.6         | -8.1          |
| Core Area (mm <sup>2</sup> ) | 0.07      | 0.34      | 0.15*          | 0.08          | 0.355         |

CS: Common Source. CRS: Current Steering.

- The Proposed VGA achieves low RMS gain error and phase error, small chip area and low power consumption

## Acknowledgement

This work was supported by the National Research Foundation of Korea(NRF) grant funded by the Korea government(MSIT) (IRIS RS-2024-00335614), and the chip fabrication and EDA tool were supported by the IC Design Education Center (IDEC), Korea.