Highly Efficient Envelope-Tracking Modulator Over Wide Output Power Range for Dual-Mode Power Amplifier

Jooseung Kim1, Seungbeom Koo1, Yunsung Cho1, Byungjoon Park1, Kyunghoon Moon1, and Bumman Kim1,a
1 Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH)
E-mail : spanish@postech.ac.kr, bmkim@postech.ac.kr

Abstract - This paper presents a highly efficient envelope-tracking (ET) modulator over wide output power range. The ET modulator is designed to operate with a dual-mode power amplifier (PA). The supply voltage of the linear regulator is adjusted according to the average power level for further enhanced efficiency at a low power region. An adaptive bias circuit is designed to avoid the crossover distortion generated by the adjusted supply voltage. For a 10-MHz long term evolution signal with a peak-to-average power ratio of 7.44 dB, the ET modulator delivers measured efficiencies of 76.9% and 62.5% at the maximum output power and 10-dB back-off power, respectively. The measured efficiency at the 10-dB back-off power is enhanced by 10% point, while maintaining the peak efficiency.

I. INTRODUCTION

The advanced mobile systems adopt spectrally efficient complex modulation schemes owing to the demand for high data rate services. The RF signals employed in these systems have high peak-to-average power ratios (PAPR) and wide channel bandwidths (BW). Unfortunately, a radio frequency power amplifier (RF PA), which consumes a large power in RF transmitters, has a low efficiency under these conditions to satisfy a good linearity. Therefore, the efficiency improvement techniques of the RF PA become an important research item [1]-[14].

Fig. 1. Block diagram of ET system.

Envelope-tracking (ET) technique has been extensively studied to achieve the high efficiency and good linearity, simultaneously [1]-[10]. The ET system delivers high efficiency by replacing the fixed DC supply to the dynamic supply voltage, which closely tracks the envelope of the transmitted RF signal, as shown in Fig. 1. The ET modulator in the ET system dynamically supplies the supply voltage to the RF PA, which is optimal voltage for the envelope power generation. The modulator has a hybrid structure, in which a highly efficient switching converter is combined with a wide BW linear regulator via a feedback loop. The switching converter supplies most of the current to the RF PA with a high efficiency. The linear regulator covers the remaining high frequency signal components with a high speed. Therefore, the ET modulator achieves high efficiency and high speed, simultaneously. The linear regulator and switching converter are optimized separately for their own functions. Synchronism of the two amplifiers is also important for high efficiency with a stable operation.

Dual-mode PAs, which have different paths with optimized device sizes, have been also investigated to save current for low power operation [12]-[14]. These PAs improves the efficiency at the low power region. However, one of the main drawbacks of the conventional dual-mode PAs is rapid decrease of the efficiencies at back-off power regions from the maximum powers in both high and low power modes. Therefore, we have designed an ET modulator for ET operation of the dual power-mode PA. In addition, the supply voltage of the linear regulator in the ET modulator is adjusted according to the average power level for further enhanced efficiency at the low power region. For this purpose, an adaptive bias circuit is designed to avoid the crossover distortion generated by the adjusted supply voltage. Although the ET modulator for ET operation of the dual power-mode PA and DC supply adjustment technique are demonstrated in [7] and [8], respectively, this paper presents more detailed analyses.

This paper is organized as follows. Section II describes the ET modulator for ET operation of the
dual-mode PA. Section III proposes the adaptively biased linear regulator to implement the DC supply adjustment technique. Section IV presents the proposed ET modulator architecture. Section V presents the measurement results, and conclusions are discussed in Section VI.

II. ET MODULATOR FOR DUAL-MODE PA

A. Concept
The load impedances of the dual-mode PAs are optimized for each mode operation. Generally, the optimum output impedance of the low-power mode (LPM) with a small device is higher than that of the high-power mode (HPM). Depending on the output power requirement, the PA is switched between the HPM and LPM, achieving higher efficiency in the LPM. Although the PA provides high efficiency at the maximum output powers in the two power-modes, the efficiencies at the back-off power region decrease rapidly when the PA is operated at a large back-off from their maximum output powers. To address this limitation, we have developed an ET modulator for the ET operation at the HPM and LPM, as depicted in Fig. 2(a). The dual-mode PA with the ET operation can have an enhanced efficiency over the wide output power region, as shown in Fig. 2(b).

\[ P_I = \frac{-1}{r_{o,OTA} \cdot G_{m,buffer} \cdot R_L \cdot C_C} \]  

where \( r_{o,OTA} \) is output resistance of the OTA, \( C_C \) is frequency compensation capacitance, and \( R_L \) is load resistance. A DC gain of the linear regulator can be also written as

\[ A_{dc}(s) = A(s) \cdot G_{m,buffer} \cdot R_L \]  

B. Stability
To design and implement the ET modulator with a stable operation, we have analyzed the RF PAs in the HPM and LPM. The load of the ET modulator is modeled as introduced in [2]. In this paper, the modeled loads are 7.5 \( \Omega \) and 75 \( \Omega \) in HPM and LPM, respectively. The different load conditions in the two power-modes can deteriorate stability of the ET modulator. A typical structure of the linear regulator consists of an operational transconductance amplifier (OTA), class-AB biasing circuit, and buffer, as shown Fig. 3. The dominant pole in this structure can be expressed as

\[ P_I = \frac{-1}{r_{o,OTA} \cdot G_{m,buffer} \cdot R_L \cdot C_C} \]  

The buffer size is reduced for the lower \( G_{m,buffer} \) in (1) and (2), implemented by switch in the buffer (see Fig. 5). In HPM, all buffers (M1-M4) in the linear regulator
operate, while only M2 and M4 of the buffer operate in LPM. The dominant pole in LPM is almost the same with that of HPM by the buffer size adaptation as shown in Fig. 4, and PM is improved, ensuring the stable operation in two different load resistances.

C. Efficiency Improvement
The output current and switch current can be expressed as

\[ I_{OUT} = \frac{V_{OUT}}{R_L} \quad (3) \]
\[ \Delta I_{SW} = \frac{1}{L} \cdot V_L \cdot \Delta t \quad (4) \]

where \( I_{OUT} \) and \( V_{OUT} \) are output current and voltage, respectively. \( L \) is inductance of the switching converter, \( V_L \) is voltage across the inductor, and \( \Delta I_{SW} \) and \( \Delta t \) are variations of the switch current and time, respectively. The \( I_{OUT} \) is reduced due to the larger \( R_L \) in LPM, while \( \Delta I_{SW} \) is not changed as shown in Fig. 6, because \( L \) and \( V_L \) of LPM are the same as those of HPM. At LPM, the \( I_{OUT} \) is switched with the same

\[ \Delta I_{SW} \]

and the switching frequency is increased, generating high frequency distortions at the output. The efficiency of the ET modulator is degraded because of the increased switching loss. We estimate the inductance in the switching converter for a high efficiency operation of the ET modulator in HPM and LPM load conditions, as shown in Fig. 7. For HPM operation, the inductance of 1.5 uH - 2.2 uH is optimum value, while the optimum inductance in LPM is 10 uH - 25 uH. The optimum inductances in LPM and HPM are quite different. To achieve high efficiency in the two power-modes, a compromised inductance of 4.7 uH, which is larger than the previously used inductance (2.2 uH), is employed. Although the inductance in the switching converter is increased to reduce the switching frequency, the switching loss is still dominant power loss at LPM. To decrease the switching loss, the power transistor size in the switching converter is reduced for lower capacitance of the switcher. To test the optimum power transistor size of the switching converter, we simulate the efficiency of the switching converter with various power transistor sizes at the two power-modes, and the results are depicted in Fig. 8. The power transistor

\[ \text{Fig. 7. Efficiency according to the inductance in switching converter for HPM and LPM operation.} \]

\[ \text{Fig. 8. Efficiency of switching converter over normalized size of power transistor for two different modeled loads.} \]

\[ \text{Fig. 9. Switching converter with size control for dual power-mode PA.} \]
size is normalized based on the optimum size at the HPM. The optimum power transistor size at the LPM is ten times smaller than that of HPM. In LPM, the switching converter operates with only M6 and M8, while it operates with all power transistors (M5 – M8) in the HPM as shown in Fig. 9. It is easily implemented by the digital logic gates with a mode control. By controlling the size of power transistor, the switching converter delivers the high efficiency in the two power-modes.

### III. ADAPTIVELY BIASED LINEAR REGULATOR

#### A. Concept

For further enhanced efficiency of the ET PA at the back-off power region, we have adjusted the supply voltage of the linear regulator according to the average power level, which is similar to the average power tracking (APT) [11] as shown in Fig. 10. Although the current portion of the linear regulator is small, it increases the overall efficiency of the ET modulator because the efficiency of the regulator is drastically decreased at a low power level. However, when the supply voltage of the linear regulator is reduced, the bias state of the push-pull output stage is changed from a class-AB to a class-B. In the class-B bias state, the linear regulator generates the crossover distortion noise at the output. Therefore, it is important to maintain the bias state even if the supply voltage is adjusted. We have designed an adaptively biased linear regulator to avoid the crossover distortion noise.

![Fig. 10. (a) ET PA with linear-supply-adjusted ET modulator. (b) Expected efficiency curve.](image)

#### B. Circuit Implementation

Fig. 11 shows a rail-to-rail push-pull configuration with the adaptive bias. The load and the switching converter are simplified as a resistor and a DC current source, respectively. In the conventional structure (see Fig. 3), it is possible to maintain a class-AB biased operation using only the constant voltage source (V_2, V_3) with a fixed supply voltage. However, the supply voltage of the proposed linear regulator is adjusted according to the average power level, and a variable voltage source (V_1) is needed to maintain the class-AB bias state. The proper values of V_1, V_2, and V_3 for the proposed case are estimated according to the supply voltage and compared with V_2’ and V_3’ of the conventional case in Fig. 12. At the peak supply voltage (5 V), the voltage source summation (V_1+V_2+V_3) of the proposed structure is almost the same as that (V_2’+V_3’) of the conventional structure. However, when the supply voltage is reduced, the adaptively biased linear regulator maintains the class-AB biased operation by adjusting the V_1, while the conventional linear regulator generates the crossover distortion because the bias state is changed from class-AB to class-B.

Fig. 13 shows the circuit topology of the adaptively biased linear regulator. To maintain the class-AB bias state regardless of the supply voltage, the floating class-AB control (M9, M10) and the floating voltage sources (M17, M18) are designed to operate as the variable voltage source (V_1) and constant voltage sources (V_2, V_3), respectively. The floating class-AB control is designed based on [15]. The floating voltage sources are designed the same way as the conventional structure [1]. The proposed linear regulator maintains the class-AB bias state even if the supply voltage is adjusted, resulting in high efficiency over the entire output power range.

![Fig. 11. Simplified block diagram of the adaptively biased linear regulator.](image)

![Fig. 12. Magnitudes of voltage sources according to the supply voltage for adaptive bias.](image)

![Fig. 13. Schematic of adaptively biased linear regulator.](image)
IV. PROPOSED ET MODULATOR

Fig. 14(a) shows the proposed ET system in this paper. The ET modulator is designed considering the stability and efficiency for applying to the dual-mode PA. In addition, the supply voltage of the linear regulator is adjusted according to the average power level of the input signal for further enhanced efficiency at the back-off power region, and the operation is similar to the APT operation of the conventional PA. Fig. 14(b) illustrates the expected efficiency curve of the ET PA when the proposed ET modulator is applied to the dual-mode PA. The efficiency will be significantly improved over a broad power range by combining the proposed ET modulator with the dual-mode PA.

Fig. 15 illustrates the simulated efficiencies of the proposed and conventional ET modulators. As expected, the proposed ET modulator has a higher efficiency compared to the conventional ET modulator. In the proposed modulator, the efficiency decrement at LPM is more rapid than that of HPM, because the quiescent current strongly affects to the efficiency in LPM, whose output current is much smaller than that of HPM.

Fig. 15. Simulated efficiencies of the proposed and conventional ET modulators

Fig. 16. Block diagram of the proposed ET modulator.
TABLE I. Performance Summary of Designed ET Modulator for 10-MHz LTE Signal

<table>
<thead>
<tr>
<th>Parameters</th>
<th>HPM</th>
<th>LPM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal</td>
<td>10-MHz LTE</td>
<td></td>
</tr>
<tr>
<td>Swing Range</td>
<td>0.5 V - 4.5 V</td>
<td></td>
</tr>
<tr>
<td>Pout</td>
<td>905.7 mW</td>
<td>88.2 mW</td>
</tr>
<tr>
<td>Load Resistance</td>
<td>7.5 Ω</td>
<td>75 Ω</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>3.6-MHz</td>
<td>5.3-MHz</td>
</tr>
<tr>
<td>Efficiency</td>
<td>78.4%</td>
<td>69.1%</td>
</tr>
<tr>
<td>Technology</td>
<td>Dongbu 0.35um BCDMOS</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 16 shows the proposed ET modulator architecture. The adaptively biased linear regulator is employed to maintain the class-AB bias state regardless of the supply voltage of the linear regulator. The size of the buffer is adjusted for stable operation in HPM and LPM, and the switch size is also controlled by the digital logic for the maximized efficiency at each power-mode.

The proposed ET modulator delivers a swing range of 0.5 V - 4.5 V to the 7.5 Ω and 75 Ω loads at the maximum output powers of the HPM and LPM, respectively. The swing range is considered the linear operation of the PA without having the knee effect and the voltage drop through the pass transistor of the linear regulator.

The maximum output powers in HPM and LPM are 905.7 mW and 88.2 mW with the simulated efficiencies of 78.4% and 69.1%, respectively. Especially, the simulated efficiency in LPM is improved by 19.8% point using the proposed techniques. The simulated performance of the designed ET modulator is summarized in Table I.

V. MEASUREMENT RESULTS

Fig. 18. Envelope shaping function for ET operation of dual power-mode. (Output/input gain is 5.)

The proposed ET modulator is fabricated using Dongbu 0.35-um BCDMOS process, and the Chip microphotograph of the fabricated ET modulator is shown in Fig. 17. This modulator is 2.31 mm x 1.0 mm, including all the pads.

Fig. 17. Chip microphotographs of the ET modulator.

An envelope shape for the ET operation of the dual-mode PA is shown in Fig. 18, which follows the sweet spot tracking until 10-dB back-off as introduced in [2]. At the 10-dB back-off power, the envelope is reshaped with the mode change, and the peak voltage of the envelope is 4.5 V, which is the same as the peak voltage in HPM.

To test performance of the proposed ET modulator, the PA is simply modeled as 7.5 Ω and 75 Ω resistive loads for HPM and LPM, respectively. The test signal is the 16-quadrature amplitude modulation (QAM) LTE envelope signal with 7.44-dB PAPR and 10-MHz BW. By employing the proposed techniques, the designed ET modulator delivers high efficiency and linearity.
modulator has a higher efficiency over a broad power range. The measured efficiency is compared with the simulated efficiency, as shown in Fig. 19. The measured efficiencies in the low power region is lower than simulated efficiencies, because the quiescent current is larger in measurement compared to the simulation. The quiescent current degrades severely the efficiency at LPM, because the output current is much smaller than that of HPM. The ET modulator delivers 4.5 V peak voltage with the measured efficiencies of 76.9% and 62.5% at the maximum power and 10 dB back-off power for the HPM and LPM, respectively. At the 10-dB back-off power, the measured efficiency is improved from the 52.5% to 62.5%.

VI. CONCLUSIONS

A highly efficient ET modulator is implemented using a Dongbu 0.35-um BCDMOS process. By a proper size adaptation of the buffer in the linear regulator and the power transistor in the switching converter, the efficiency of the ET modulator is improved in the whole back-off power region with a stable operation. For further enhanced efficiency, the supply voltage of the linear regulator is adjusted following the APT technique and the adaptively biased linear regulator is properly designed to avoid the crossover distortion with the several supply voltages. An envelope shaping method is also employed to implement the proposed ET modulator. For a 10-MHz LTE signal with PAPR of 7.44 dB, the ET modulator delivers 4.5 V peak voltage with the measured efficiencies of 76.9% and 62.5% at the maximum power and 10 dB back-off power for the HPM and LPM, respectively. The ET modulator improves the measured efficiency of 10% point at the 10 dB back-off power. This ET modulator can be a promising structure with the dual-mode PA to maintain a high efficiency over a broad output power range in the future transmitter systems.

REFERENCES

Jooseung Kim (S'12) received the B.S. degrees in electrical engineering from the Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2010 and is currently working toward the Ph.D. degree in electrical engineering (EE) from POSTECH. His research interests are CMOS RF circuits for wireless communications, especially focused on highly efficient and linear RF transmitter design.

Seungbeom Koo received the B.S. degree in electrical engineering from Chungang University, Seoul, Korea, in 2013 and is currently working toward the M.S. degree in electrical engineering from POSTECH, Pohang, Korea. His main interests are RF circuits for wireless communications, especially highly efficient and linear RF transmitters.

Yunsung Cho (S’12) received the B.S. degree in electrical engineering from Hanyang University, Ansan, Korea, in 2010 and is currently working toward the Ph.D. degree in EE from POSTECH. His main interests are RF circuits for wireless communications, especially highly efficient and linear RF transmitters and RF power amplifiers design.

Byungjoon Park received the B.S. degree in electrical engineering from Hanyang University, Seoul, Korea, in 2010 and is currently working toward the Ph.D. degree in EE from POSTECH. His main interests are RF circuits for wireless communications, especially highly efficient and linear RF transmitters and RF power amplifiers design.

Kyunghoon Moon received the B.S. degree in electrical engineering from Hanyang University, Ansan, Korea, in 2012 and is currently working toward the Ph.D. degree in electrical engineering from POSTECH, Pohang, Korea. His main interests are RF circuits for wireless communications, especially highly efficient and linear RF transmitters and RF power amplifiers design.

Bumman Kim (M’78- SM’97- F’07) received the Ph.D. degree in electrical engineering from Carnegie Mellon University, Pittsburgh, PA, in 1979. He joined the Central Research Laboratories, Texas Instruments Incorporated, where he was involved in development of GaAs power field-effect transistors (FETs) and monolithic microwave integrated circuits (MMICs). He has developed a large-signal model of a power FET, dual-gate FETs for gain control, high power distributed amplifiers, and various millimeter wave MMICs. In 1989, he joined the Pohang University of Science and Technology (POSTECH), Pohang, Gyungbuk, Korea, where he is a POSTECH Fellow and a Namko Professor with the Department of Electrical Engineering and Division of Information Technology Convergence Engineering (ITCE), and Director of the Microwave Application Research Center. He is involved in device and circuit technology for RF integrated circuits (RFICs) and power amplifier. He has authored over 400 technical papers.

Prof. Kim is a member of the Korean Academy of Science and Technology and the National Academy of Engineering of Korea. He was an associate editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, a Distinguished Lecturer of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) and an AdCom member.