통합검색

1) 2025.06 는 기본 버전이고 2025.06-SP2 는 두번째 업데이트 버전입니다. 20..

 안녕하십니까. 답변해주셔서 항상  감사드립니다.  다름이 아니라 현재..

ljy5776@skku.edu 메일로 요청한 2024.09-SP4 버전의 User Guide를 보내 드렸..

Dear IDEC, During post-STA verification, the MAX timing passes, but one MIN (hold)..

    Please check whether you have accounted for the margin and uncertai..

Dear IDEC,  We are currently working on importing a digital design into Caden..

 GDS files are only accessible through the Merge account.     [NG..

Dear Sang,   There was a problem with the IDEC servers. We are currently in..

    Since the metal layer performs routing starting from M1 (Metal 1), ..

 공인 ip 3개를 추가했는데, 어제는 접속이 안됐다는 말씀을 드리고자 싶었습니다. ..

네 무시해도 됩니다.    [장재용]님의 글 ================================..

안녕하세요. 부산대학교 백지선 교수님 연구실 석사과정 김민주입니다. BCD1370 Spectre..

안녕하세요. IDEC 조인신입니다.     업데이트 된 Spectre 버전에 문제가 ..

Dear IDEC team, I am currently using the SYN_2024 example setup provided By IDEC, ..

   I think there is a problem with your setting method. Please check the..

안녕하세요. 14nm 파일럿 관련 터미널내용 입니다. 감사합니다.   KAIST/ KOREA..

안녕하세요. IDEC 조인신입니다.     사용하고 있는 계정이 IDEC 라이선스..

Dear IDEC, I have checked the PDK documentation in the provided directory: /SS28_..

  Hello     There are no issues even if 1UTM is not included..

Dear IDEC Thank you for sharing the updated Milkyway and NDM for GPIO, POWER IO, a..

영문제목 : DC motor driving By implementing ASM chart on Xilinx FPGA 개요 : Xilin..

As “Internet of Things (IoT) or “Smart Object” networks are becom..

IP Name Anti-harmonic Fractional-ratio Frequency Multiplying Delay-Locked Loop IP..

An all-digital frequency multiplying delay-locked loop (FMDLL) that provides both p..

The LPDDR SDRAM memory controller with the AHB interface is used to control LPDDR S..

Internet of things (IoT) is one of the most discussed topics and a growing trend to..

Internet of things (IoT) is one of the most discussed topics and a growing trend to..

Internet of things (IoT) is one of the most discussed topics and a growing trend to..

IC Design Education Center(IDEC)   ..

Digital Background Calibration By dividing & swapping capacitor to reduce the effec..

Category Analog & Mixed Signal > Timing/Clock Circuit > Others Description ..

Category Analog & Mixed Signal > Power Management Circuit > DC-DC Converter > (Ty..

Category Analog & Mixed Signal > Timing/Clock Circuit > Others Description ..

Category Analog & Mixed Signal > Timing/Clock Circuit > PLL > (Output Freq.) Over..

Category Analog & Mixed Signal > Data Converter > A/D Converter > (Resolution) Un..

Category Analog & Mixed Signal > Timing/Clock Circuit > PLL > (Output Freq.) Over..

IC Design Education Center(IDEC) 제22회 한국반도체학술대회 Chip Design Contest..

Byte Data Read - Write: Erase/Program Reference Voltage - VREF_CP: 1.042V~1.125V..

AXI4 protocol converter converts the protocols for communication between t he AXI4..

8x8 AXI3 Interconnect matrix has five independent channels of communicati on using..