Logo

회원가입로그인 facebook naver youtube  
search 

IP Library

홈 | MPW / CDC | IP Library

"한국 반도체산업의 경쟁력"

IDEC에서 설계인력양성의 발판을 마련하겠습니다.

IP명 A 2.4 GHz Fractional-N Sub-Sampling PLL with a Hybrid Type Phase-Interpolator
Category Analog Application Wireless Communication
실설계면적 0.53㎛ X 0.77㎛ 공급 전압 1.2V
IP유형 동작속도 2.4GHz
검증단계 Silicon 참여공정 HM-2003
IP개요 This chip presented A 2.4GHz Reference-Sampling based Fractional-N PLL With Hybrid Phase-Interpolator. Reference-samping PLL(RSPLL) operate by sampling a reference signal as an output signal, thereby solving the trade-off problem between the sampling spur and jitter performnce caused by the isolation buffer in the existing sub-sampling PLL(SSPLL). In addition, since it has a wide locking range, a stable sampling circuit can be implemented. This chip a phase-locked loop that enables precise control of the output frequency based on the advantages of the RSPLL structure, has the advantages of structural simplicity and low power consumption, and presents additional logic for implementing the fractional operation of the circuit. Based on the structural advantages of the circuit proposed in this IP, it is expected that it can be applied to applications requiring multiple phases with low power.
- 레이아웃 사진 -