회원가입로그인 facebook naver youtube  

IP Library

홈 | MPW / CDC | IP Library

"한국 반도체산업의 경쟁력"

IDEC에서 설계인력양성의 발판을 마련하겠습니다.

IP명 Noise-Shaping SAR ADC
Category Mixed Application Biomedical
실설계면적 3.2㎛ X 2.1㎛ 공급 전압 1V
IP유형 Soft IP 동작속도 2MHz
검증단계 Silicon 참여공정 HM-2002
IP개요 This paper presents a noise shaping (NS) successive approximation register (SAR) analog to digital converter (ADC). Conventional NS SAR ADCs commonly use passive integrator based on charge sharing technique which contains multiple switches and integrating capacitors. Therefore, subthreshold leakage current from off-state transistor can degrade the noise transfer function and increase harmonic distortion (HD) which leads to low performance of the NS SAR ADC. Fabricated in 65nm CMOS process, designed ADC achieved 62.8dB of signal-to-noise-and-distortion-ratio and 76.0dB of spurious-free-dynamic-range with 5MS/s operation.
- 레이아웃 사진 -